The electrical properties of polymeric thin film transisitors (P-TFTs) based on poly(9,9-dioctylfluorene-cobithiophene) alternating copolymer (F8T2) have been studied. Device performance was compared for amorphous silicon nitride deposited by LPCVD and PECVD techniques, aluminum oxide deposited by sputtering, titanium oxide deposited by sputtering, and thermal silicon oxide gate dielectrics. A heavily n-type doped crystalline silicon wafer coated with the desired gate dielectric was used. Photolithographic patterning of source/drain electrodes directly on top of the F8T2 layer is also discussed. The main conclusion from this work is that traps within the F8T2 define the conduction process within the device.
INTRODUCTION
The gate dielectric layer is one of the critical materials in polymeric thin-film transistors (P-TFTs), since the electrical characteristics and the density of carriers in the conduction channel of the P-TFTs are controlled by the gate insulator capacitance. The drain current of the P-TFTs is linearly proportional to the capacitance of the dielectric material. Also the gate dielectric-polymer semiconductor interface can influence the measured mobility and therefore the P-TFT properties.
Various studies have been done on both high dielectric constant ( ) materials 1, 2, 3 , and low-materials 4, 5, 6 . Usually these studies report on each material independently. Dimitrakopoulos et al. compared barium zirconate titonate (BZT) films, a high-material, to thermal SiO 2 3 . They showed equivalent device performance and mobility at lower voltages due to the higher charge that was present across the higher dielectric constant material. The main purpose of this paper is to report on the effect that different gate dielectrics have on the electrical properties of PTFTs.
Poly(9,9-dioctylfluorene-co-bithiophene) alternating co-polymer (F8T2) was used as the polymer semiconductor in the P-TFTs, as shown in Figure 1a Various methods have been reported in the literature to pattern and deposit source/drain contacts. Photolithography and shadow masks were the first methods used. More recently techniques such as screenprinting 7, 8 , microcontact printing 9, 10 , and inkjet printing 11, 12, 13 have been used. In nearly all of the above processes, the bottom source drain contact device configuration was used. Top and bottom source drain contact device geometries are illustrated in Figure 1 .
Shadow mask deposition is the main process that has been used to define drain and source electrodes in the top source/drain contact device geometry. Channel lengths below 15 to 20 microns are difficult to achieve by shadow mask patterning. It is difficult to align the electrodes to patterned gates, which are necessary to reduce leakage current and enhance device performance in integrated circuits. In this paper we report on the patterning and deposition of top source/drain contacts using a photolithographic process directly on the F8T2 polymer semiconductor surface. To the best of our knowledge, this is the first time that this has been carried out. Devices with the resolution and size capabilities of photolithography have been obtained. Additionally, top contact devices patterned by photolithography can be aligned to an underlying patterned gate.
The top contact device configuration is desirable for a number of reasons. First, the polymer film should have better interface with the dielectric surface, and there is no step coverage over the electrodes as in the bottom source/drain contact structure. Second, in the top source/drain contact structure, a liquid crystal polymer can be processed and aligned on the clean and well defined dielectric surface, and then the contacts can be patterned over the F8T2. It is likely that greater mobility anisotropy can be obtained with this device structure. Third, recent work has shown that the top contact structure may in fact have better charge injection into the polymer semiconductor than bottom contact structure 14 . Additionally, processing techniques that have been developed for inorganic technology may be able to be applied to organic technology to enhance charge injection even further. One such example lies in the doping of the contact region of amorphous semiconductors before metal contacts are evaporated. This allows for better charge injection from the metal into the semiconductor, which in turn enhances device performance.
EXPERIMENTAL Top Contact Device Fabrication
Five dielectrics films were chosen to be the gate insulator for the devices to be tested in this study: thermal SiO 2 ( = 3.7), PECVD -SiN x :H ( = 7.2), LPCVD -Si 3 N 4 ( = 7.4), sputtered Al 2 O 3 ( = 8.0) obtained from Symmorphix (Santa Clara,CA), and sputtered TiO 2 ( = 38) obtained from Symmorphix (Santa Clara,CA). All of the dielectrics films tested were deposited or grown on a heavily doped n ++ Si wafer. The n ++ Si served as the common gate in the thin-film transistor device structure used in this study. The capacitance of each dielectric was measured with a Keithley 590 Capacitance-Voltage Meter set at 100 MHz on Metal-Insulator-Metal (MIM) structures. In order to fabricate the MIM structure, photolithography was performed directly on the dielectric surface. The MIM structure is shown in Figure 2 Figure 2 schematically depicts the fabrication process for the top source/drain contact P-TFT devices, which has been discussed in more detail in a previous work 15 . The process is as follows. Each dielectric sample was cleaned by sonication for 3 minutes in acetone, then rinsed with isopropanol and dried under a stream of N 2(g) . The substrates were then placed in an oven at ~100 o C for five minutes to dry. The samples were removed from the oven and an F8T2 film was spin coated from a solution of 1% xylenes (98.5% purchased from Aldrich) onto the dielectric surface at 1500 rpm. The dielectric substrates were then placed in a vacuum oven, the chamber was evacuated to low pressure, and the devices were baked at ~115 o C for 90 minutes. The film was measured to be ~140 nm thick by Dektak profilometry. Source drain contacts were defined via photolithography directly on top of the F8T2 surface. A 500 Å thick gold film was deposited at 2 x10 -6 T by thermal evaporation to form the contact areas.
Removing the un-patterned photoresist in acetone left the patterned gold electrodes in contact with the F8T2 surface as shown in Figure 2 . These electrodes form well-defined top source/drain contacts with the resolution and alignment capabilities of photolithographic techniques. All of the devices tested for this study had a channel length of 10 µm and a channel width of 1000 µm. The devices were tested immediately after removing the photoresist and then again after sitting in air for three weeks using a Keithley 4200 Semiconductor Characterization System. The data presented here was the data set collected three weeks after device fabrication.
The top contact devices used in this study to fabricate the P-TFTs allowed us to study the electrical properties of devices where the semiconducting polymer was deposited directly on the native dielectric surface, without exposure to mono-layer treatments or photolithographic processes. We note that photolithographic patterning of top source/drain contacts could not be performed on surface of a poly(3-hexylthiophene) (P3HT) film. During the development of the patterned photoresist, the photoresist delaminated from the P3HT surface, and the P3HT also began to delaminate from the dielectric surface.
RESULTS AND DISCUSSION
The data sets reported on in this section are the transfer characteristics, drain to source current (I ds ) versus gate to source voltage (V gs ), in the saturation regime. As stated in the experimental section, the device geometry of the five dielectrics tested was the top source/drain contacts illustrated in Figure 2 . Devices with bottom source/drain contacts were also fabricated with all the dielectrics studied. It was found that devices with TiO 2 and Al 2 O 3 as the gate dielectric in the bottom source/drain contact geometry leaked too much to produce trustworthy results. The F8T2 film between the electrodes and the dielectric in the top source/drain contacts geometry served as a leakage barrier. As a result, functional TiO 2 and Al 2 O 3 devices were tested with sufficiently low leakage current, meaning that I gs was at least an order of magnitude lower than I ds .
The dielectric constant ( ) of each gate insulator was calculated from the capacitance (C o ) measurements made on the metal-insulator-metal (MIM) structures (see Figure 2 ) and the dielectric thickness. = C i *d/ o , where C i (capacitance of the insulator) = C o /A. A is the area of the MIM structure, d is the thickness of the insulator, and o is the permittivity of free space in a vacuum. The results are shown in Table 1 . The experiment was designed with C i of the silicon nitrides and thermal silicon oxide to be equivalent so that the data collected on these devices would be directly comparable. For the TiO 2 and Al 2 O 3 , we used the dielectric thicknesses that were available. TiO 2 has a much larger dielectric constant than the other dielectrics and Al 2 O 3 is thinner than the other dielectric films. As a result, the C i across the gate insulator is larger for these two dielectrics than for the silicon nitrides or the thermal silicon oxide. Consequently, The P-TFTs made on TiO 2 and Al 2 O 3 were expected to operate at lower voltages than the other dielectrics. It is evident that the linear portion of the transfer curves for TiO 2 and Al 2 O 3 has much steeper slopes. This slope can be thought of as the rate at which traps are filled. All the traps must be filled before free charges can begin to cross the channel from the source to the drain. The steeper the slope of the curve, the lower the values for S will be, meaning the devices will reach an ON current at much lower voltages than for devices with higher S values. Table 2 .
Dielectric
To compare the performance of devices using gate dielectrics with different dielectric constants, normalization of the transfer characteristics to charge 16 is needed. The electrical charge (Q i ) induced by the gate insulator at he F8T2-gate insulator interface (in C/cm 2 ) is given by Q i = C i * V gs . Figure 4 shows the I ds verses Q i curve. The curves do not perfectly collapse upon one another, but it can be seen that, upon normalizing for charge, the devices all operate consistently. From this figure we can conclude that F8T2 P-TFT performance is controlled b the quality of the F8T2 rather than the q (2) Values for N ss max are found in Table  2 . From the table we conclude that the best F8T2-gate dielectric interface, i.e. lowest N ss max value, in our devices is realized with the PECVD -SiN x :H. The highest value of N ss max is obtained for the TiO 2 gate dielectric. Since the dielectrics have different surface energies and properties, we expect the polymer to interact with each dielectric in a different way. The values obtained for N ss max are different for the different gate dielectrics, but the difference is not very large, indicating that the differences in the F8T2-gate dielectric interfaces are not very large. This would also indicate that the P-TFT operation is controlled by bulk traps in the active region more than by interface traps. Since, in the top source/drain contact configuration the charge must pass through the bulk of the F8T2 to reach the active channel region at the polymer dielectric interface, it is possible that the bulk properties of the F8T2 could dominate our P-TFT characteristics. Details on this subject will be reported elsewhere. Analysis of the transfer characteristics is shown in Figure 5 plotting |Ids| 1/2 verses V gs . By fitting Equation 3, which was developed for the gradual channel aproximation 18 , to the linear region of the curve, threshold (V th ) voltage and field-effect mobility (µ FE ) can be calculated. Table 2 lists these parameters as well. The V th in P-TFTs compares to the threshold for carrier conduction within the channel. TiO 2 has the lowest value of V th . This is consistent with the low voltage operation expected for the large C i that results from the TiO 2 gate dielectric. V th can be normalized to charge (Q th ) and thought of as the threshold for charge for injection. Upon normalization, Table 2 shows that Q th is about the same for all gate dielctrics, having an average value of -6.2 x10 -8 C/cm 2 . If we assume that Q th is related to the filling of traps within F8T2, this would be comparable to an average trap density of about 3.9 x10 11 cm -2 for F8T2. In future work, the location and energy of these traps will be investigated.
The similar Q th for F8T2 on different dielectrics is consistent with the fact that the same material, F8T2, was used for all devices. If bulk trap states in the F8T2 make up the largest percentage of traps present, then the bulk properties of F8T2 will dominate the device characteristics across dielectrics. The small differences in Q th could also be explained by the difference in interface traps between F8T2 and the different dielectrics. A greater number of interface traps would lead to a greater value for Q th because these traps would have to be filled before the device could be turned on.
The calculated µ FE values are listed in Table 2 . These µ FE values were obtained on the native dielectric surface. Others have shown that forming monolayers on the dielectric surface enhances mobility 19, 20 , presumably due to a better polymer-dielectric interface, possibly a reduction in interface traps. We purposefully did not perform any monolayer formation treatments. We wanted to analyze the native dielectric properties. In fact, our top contact fabrication procedure was conducive to this goal, in that photolithographic electrode patterning never compromised the dielectric. The F8T2 was spun directly onto a cleaned, native dielectric. These µ FE values are consistent with those reported recently by groups using F8T2 in which monolayer treatments on the gate dielectric surface were not performed 16, 20 . 
The graph shows that the when the device reaches the ON state, µ FE saturates and then begins to decrease. The decrease in µ FE can be attributed to the scattering of carries by charges trapped at the polymer-dielectric interface or in the bulk. The saturation mobility values are consistent with the calculated values reported in Table 2 .
CONCLUSION
For the first time, stable P-TFTs have been produced by photolithographic patterning of top source/drain contacts on F8T2 semiconducting polymer. The top contacts geometry reduced leakage current to a functional level for leaky high dielectric constant ( ) materials. Low voltage operation for P-TFTs was shown with higher dielectric constant ( ) gate insulators due to the large charge present across the dielectric. At equivalent gate charge, mobility values from the various dielectrics are consistent with one another, indicating that the bulk properties of the F8T2 are the main contributors to device operation with less influence from interface states.
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